

# Micro Edge Computing Sensor Platform



## Revolutionized New Platform for All Integrated Smart & Secure Sensors

Next generation applications in logistics, robotics, automation, smart home and building, consumer and white goods, smart city and renewable energy require the adaption of smart and secure sensors with data connectivity. Existing semiconductor standard solutions often provide insufficient flexibility and missing software environment. The most critical item, however, is the missing inherent data security approach encompassing the complete value chain of the product.

### The Solution

Sensry a newly established company offers an individual sensor node with highly flexible and customizable hardware configurations according to customer requirements. The universal sensor platform USEP combines cutting-edge assembly and packaging technologies with new design methods as well as various integration possibilities for sensors.

### Main Product Features

- Integration of various sensors
- Support of multiple communication standards
- Low power consumption
- Multi-Core RISC-V performance for smart node computing
- Adequate memory resources
- Inherent multi-layer data security and authentication
- Very fast design using standard library HW components
- Smallest form factor due to advanced 3D-packaging
- Available software toolchain
- Integration in Fog, Edge and Cloud-computing



**Key features**

- **Selection of Top-Level sensors**
  - Acceleration
  - Gyroscope
  - Magnetometer
  - Vibration
  - Temperature
  - Pressure
  - Humidity
  - VOC
- **RF transceiver on Bottom-Level**
  - 2,4 GHz WiFi Transceiver
  - 2,4 GHz Bluetooth Transceiver
- **Application processor on Mid-Level**
  - RISC-V (RV32IMFCxpulp) based cluster core (max. 400MHz)
  - RISCY Data acquisition Unit (DAQU)
  - 8 RISCY Data Proc. Units (DPU) with FPU
  - Event bus
  - DMA
- **Security features**
  - Crypto-Accelerator (SHA-256, AES)
  - Secure Boot ROM
  - Secure MRAM 256kb/ SRAM 64kb
  - True Random Number Generator (TRNG)
  - One-Time-Programmable Memory (OTP) for Keys and Certificates
- **Interfaces (Mid-to-Top, Mid-to-Bottom-Level)**
  - HyperBus (for external RAM/Flash)
  - 3 UART (up to 2Mbit/s, two of them with hardware handshake)
  - 4 I2C (up to 400kHz)
  - 4 I2S
  - 7 SPI (up to 50MHz)
  - CAN-FD
  - RGMII with MDIO for Ethernet-Phy, internal TSN controller
  - Debug JTAG
  - 25MS/s 12bit SAR ADC w/ 4 multiplexed differential inputs
  - 100kS/s 11bit ultra low power SAR ADC with differential input
  - 16Bit Sigma Delta ADC for audio signals with differential input
  - 22 GPIO (configurable for 1.8V or 3.3V operation)
  - **Each interface (except GPIO) can be individually disabled for power saving**
- **Memory**
  - 512kB Secure MRAM (non-volatile)
  - 512kB MRAM (non-volatile)
  - 64kB Secure SRAM
  - 4MB SRAM
  - 256kB SRAM for all cores in the DPU (Tightly coupled)

**Applications**

- **Sensor node for Internet of Things (IoT)**
  - Home automation
  - Sensor networks
  - Building automation
  - Condition monitoring
  - Retro Fitting
  - Industrial applications
  - AI related applications
- **Authentication and security devices**
  - Identification key
  - Secure sensor data harvester
  - Secure blockchain wallet

## Content

- 1 Revision history ..... 4
- 2 System overview ..... 5
  - 2.1 General system description..... 5
  - 2.2 Bottom-Level: The interface to the Embedded System ..... 6
  - 2.3 Mid-Level: The Processing Layer ..... 6
    - 2.3.1 Electrical Characteristics & Timing ..... 8
    - 2.3.2 Integrated Analog-Front-End ..... 8
  - 2.4 Top Level: The Sensor Area ..... 10
    - 2.4.1 Example Top-Level assembly..... 11
- 3 Security Subsystem ..... 11
  - 3.1 The device states ..... 12
    - 3.1.1 The life cycle states ..... 12
    - 3.1.2 The run time states..... 12
  - 3.2 Cryptographic functions ..... 13
  - 3.3 System Boot..... 14
- 4 Software Eco System ..... 15

# 1 Revision history

<b>Date</b>	<b>Version</b>	<b>Description</b>
<b>December 2018</b>	V1.0	Initial Document
<b>January 2020</b>	V1.1	Add Electrical Characteristics(2.3.1) Analog-Front-End (2.3.2)
<b>February 2020</b>	V1.2	Add 3D-package Image (first page)
<b>July 2020</b>	V2.0	Specification adjustments
<b>October 2020</b>	V2.1	Chapter 2.2 changes
<b>September 2021</b>	V2.2	Chapter 2.3 changes

## 2 System overview

### 2.1 General system description

The system is considered as an adaptable system in package (SiP) split into a customer specific Embedded System Layer (Bottom-Level), a fixed Processing Layer (Mid-Level) and a customer specific variable Sensor Layer (Top-Level). The interface assembly layer connecting Top- and Mid-Level is customizable and can be equipped with a variety of different sensors. The footprint of the chip to the customer specific system is fixed.




Figure 1: Sensor platform layer description

The system in package (Top- and Mid-Level) will be manufactured in the supply chain of Sensry. The Bottom-Level can be manufactured by customer or system integration partner of Sensry. The possible workflow is shown in Figure 2.




Figure 2: Sensry workflow

The device contains a strong security concept which allows to set-up trustful and reliable sensor data driven business models. The hardware integrated security core includes a secure one-time-programmable memory model for the device states, keys and certificates as well as cryptographic functions, and a secure system boot process.

## 2.2 Bottom-Level: The interface to the Embedded System

The Bottom-Level consists of the customer specific PCB design. The System-in-Package will be placed and routed as a normal electronic part. The PCB represents the customer specific geometric constraints, needed passives and power regulation and additional devices like memory, sensors, and RF-bridges. The contract point between Bottom-Level and Mid-Level is the bottom footprint of the system in package which is defined as a standard ball grid array with a pitch of 0.8mm.




Figure 3: Array Package Outline – BGA 144 Balls, 10 mm x 10 mm, 0.8 mm pitch

The customer is free to adapt additional sensors, devices, or RF-capabilities on the PCB of the Embedded System. For a certain number of sensors there will be an integration support by Sensry. This includes the integration in the software application programming interface (Sensor-API).

## 2.3 Mid-Level: The Processing Layer

The processing core is based on the Open Source RISC-V instruction set architecture. The implementation consists of a single core Data Acquisition Unit (DAQU) and a Data Processing Unit (DPU) with 8 similar cores. All cores are RISC-V Cores (RV32IMFCXpulp) with:

- Base Integer Instruction Set Support (RV32I)
- Standard Extension for Compressed Instructions (RV32C)
- Integer Multiplication and Division Instruction Set Extension (RV32M)
- Single Precision Floating Point Extensions (RV32F)
- PULP RISC-V core specific extensions to the RISC-V instruction set (RV32Xpulp):
  - Post-Incrementing load and stores
  - Multiply-Accumulate extensions
  - ALU extensions
  - Hardware Loops

The DAQU handles the interfaces, communication, security features and on-chip memory. The DPU with Tightly Coupled Dedicated Memory (TCDM) and own Instruction Cache and separate FPUs can be used for independent parallel computing. Additional interfaces are integrated and distributed to the Top-Level and the Bottom-Level. Figure 5 shows an overview of system interfaces and their connection to the different Levels.




Figure 4: Sensor platform processing core

The processing core is divided basically into a data acquisition unit (DAQU) which controls the interfaces, main memory, security subsystem (see Figure 4 for the DAQU schematic overview) and the data processing unit (DPU). The DPU is part of the heterogeneous multicore system and includes eight independent RISCY cores with tightly coupled memory and dedicated floating point units to enhance the system to a high-performance calculation platform. The DPU is designed to process sensors data independently to the main core and exchange data due to a direct memory access (DMA) controller. This allows to implement computationally intensive operations and data preprocessing needed for Edge and Fog Computing approaches.




Figure 5: Interface distribution

Beside the standard interfaces like JTAG for programming and debugging, several serial interfaces, GPIOs and the HyperBus for HyperRAM and HyperFlash memory extension, the device includes a powerful analog interface to adapt raw analog sensors. This includes several analog-to-digital and digital-to-analog converter and their matching circuits. The RGMII interface implements a set of IEEE 802 Ethernet sub-standards in order to provide an ethernet time sensitive network (Ethernet TSN) interface. The automotive interface CAN is implemented regarding the latest standard ISO 11898-1 with flexible data rate (CAN-FD).

Data and specifications are preliminary and subjects to change without notice

### 2.3.1 Electrical Characteristics & Timing

#### Operating voltages & power

Core Voltage	0.8V
IO voltage	1.8V or 3.3V(*)
MRAM voltages	0.6V and 1.5V
Analog Subsystem voltages	0.8V and 1.8V
Maximum total power dissipation	<1W

(\*) Individually configurable by separate voltage supply pins. Some pins have fixed voltages.

#### Clock Sources

Low power operation clock/boot clock	32kHz
System reference clock(external oscillator)	25MHz
System clocks (internal)	Generated from external clock via PLL, as required for functional units.
CPU clock	max. 400MHz

The CPU clock frequency can be set exclusively by the DAQU CPU core. All DPU cores operate at the same clock frequency (unless disabled), while the DAQU core frequency may be different.

#### Reset Modes

Five reset modes are available. After reboot, the cause for the previous reset can be read from a status register during boot mode, except for power-on reset:

- Power on reset (POR)
- External reset from a reset input pin (XR)
- Software initiated reset (SOR)
- Brown-out reset (BOR)
- Watchdog reset by watchdog controller (WDR)

The watchdog reset can be issued by an internal watchdog controller.

### 2.3.2 Integrated Analog-Front-End

The core chip has three different analog-to-digital conversion blocks to allow the processing of a wide range of sensor signals. Each block can be shut down individually for optimized power consumption. A high speed 25MS/s SAR ADC with four parallel sampled inputs is used to convert the multiplexed analog signals with a resolution of 12 bit. It may be used to convert up to 4 parallel sensor signals with 3 MHz bandwidth in normal operation mode or in fast mode a 12 MHz analog signal at channel 0. For ultralow power applications a 100KS/s SAR ADC with 11bit resolution is available for the conversion of sensor signals up to 50kHz. Finally, a high resolution 16bit delta sigma ADC is provided for audio frequency signals up to 16kHz, allowing audio applications like sound activation or speech recognition.

The analogue channels are controlled by the digital controller. The three different conversion blocks can run in parallel.






Figure 6: Block diagram of the analog signal input block

### High Speed ADC Block

The fast 25 MS/s 12bit ADC is provided with a S&H stage which samples the four differential input signals  $x$  at the  $ADCx\_VIN\_P / ADCx\_VIN\_N$  interface ( $x=0$  to 4) simultaneously. Then the sampled signal is multiplexed to the input of the 25 MS/s SAR ADC for conversion. After end of conversion, the 12bit output data is stored in a register to be read by the controller. This multichannel input block is intended for parallel sensors channels where a synchronous sampling is needed. The ADC run on a 500 MHz clock provided by the internal clocking block. However, in a fast mode the first of the four input channels can be selected permanently and an analog signal with a bandwidth up to 12,5 MHz may be processed. All four input channels  $ADCx\_VIN\_P / ADCx\_VIN\_N$  interface ( $x=0$  to 4) are specified for a differential input signal range of 0.4V +/- 0.3V, however they tolerate input signal levels from 0 to 0.8 Volt. Multichannel ultrasound or vibration sensors are one of the classes of sensors suitable for this block, due to its high frequency range. The digital result is provided in a 16bit frame – 12bit data, 2bit channel address, 2bit not used – to a FIFO register to be read by the controller on demand.

### Ultralow Power ADC

An ultralow power SAR ADC is implemented, to allow the conversion of sensor signals up to 50kHz bandwidth in battery operated mobile applications, e. g. for audio stand by and wake up modes. Sounds from the environment could be monitored in an ultralow power standby listening mode and after activation the USOC awakes to its full performance. Further applications may include standalone intrusion alarm or energy harvesting based early anomaly detection in machinery. The ADC is directly connected to the analog inputs  $ADC4\_IINVO / ADC5\_IINVO$  interface. The inputs are specified for a differential input signal range of 0.4V +/- 0.35V, however they tolerate input signal levels from 0 to 0.8 Volt. The maximum ADC sampling rate is specified with 100kS/s. The ADC can be operated in continuous conversion mode and in single shot operation mode.

### High resolution ADC

A 16bit Delta Sigma ADC is implemented for high resolution analog signal conversion. It may be used in combination with the low power ADC in audio and speech processing applications where the former is utilized in standby mode and after sound or command wakeup the DS-ADC provides a high-resolution audio frequency range signal to the digital processor. The ADC is directly connected to the analog inputs  $ADC0\_IIN / ADC1\_IIN$  pads. The inputs are specified for a differential input signal range of 0.4V +/- 0.3V, however they tolerate input signal levels from 0 to 0.8 Volt.

## 2.4 Top Level: The Sensor Area

Top of the processing layer additional sensors and devices can be assembled package-on-package. Referring to Figure 5 a subset of communication interfaces is available to connect a variety of sensors. The footprint is an outlined ball grid array with access to the power sources and analog and digital interface to connect the devices. The type of sensor will be defined and placed by customer based on the set of selectable devices. The complete system in package will be manufactured in the SENSRY supply chain to get a customer specific device.

The sensors can be selected by customer from a list of supported sensors. The list will be extended continuously to support a various set of physical parameters. The current list under development is shown in Table 1 .

**Table 1: Current implemented of Top-Level sensors**

Sensor class	Sensor type	Manufacturer	Sensor name
Environment	Humidity	Bosch Sensortec	BME680
Environment	Temperature	Bosch Sensortec	BME680
Environment	Air pressure	Bosch Sensortec	BME680
Gas	BVOC	Bosch Sensortec	BME680
Gas	CO <sub>2</sub>	Bosch Sensortec	BME680
Gas	IAQ (Index Air Quality)	Bosch Sensortec	BME680
Inertial	Acceleration	Bosch Sensortec	BMA456
Inertial	Vibration	STMicroelectronics	MIS2DH
Inertial	Angular rate	Bosch Sensortec	BMG250

### 2.4.1 Example Top-Level assembly

The following figure describes a possible variant of sensor placement. The specific set of sensors will be available as a demo system.




Figure 7: Top sensor placement

The list of sensors in the demo system is specified in Table 2:

Table 2: Top-Level sensors demo setup

Device	Measured value	Man.	Size [mm]	I/F	Pack
BME680	Temperature, Pressure, Humidity, VOC	Bosch	3.0 x 3.0 x 0.93	SPI	LGA
BMA456	Acceleration (3-axis)	Bosch	2.0 x 2.0 x 0.65	SPI	LGA
MIS2DH	Vibration	ST Micro	2.0 x 2.0 x 1.0	I <sup>2</sup> C	LGA
BMG250	Gyroscope (3-axis)	Bosch	2.5 x 3.0 x 0.83	SPI	LGA

## 3 Security Subsystem

The security-relevant aspects of the universal sensor platform consist of three key areas: the device state, cryptographic functions, and system boot:

- **The device state** defines device permissions and access restrictions. It ensures that secrets and features of the platform are always protected and only accessible from an appropriate system state.
- **Cryptographic functions** protect the platform and accelerate common cryptographic operations. They include functions for key management, cryptographic acceleration and secure non-volatile storage.
- **The system boot** describes how the system is bootstrapped into a secure state. This includes verification of all software running on the platform.

## 3.1 The device states

The device states regulate the access to privileged information in the system. The device state consists of two parts: the life cycle and the run time state. The life cycle state is persistent on the device, the run time state will be initialized with every reset. Both states together controls read and write access to memory locations and CSRs. The level of access to sensitive information is determined by the device state.

### 3.1.1 The life cycle states

There are two life cycle states available to the customer:

1. **Unlocked:** initial state customers receive their devices in, active during development and at customers factory
2. **Locked:** final state, active in field

The allowed transition direction between states is from *unlocked* to *locked* only.

### 3.1.2 The run time states

The run time state primarily controls access to the chip key via the machine mode key (mkey) CSR. It is used by software, in its secondary function, to determine software access permissions. The run time state consists of four different states: evaluate, secure, non-secure, and security violation. It is a dynamic state, which is reevaluated at every reset.

1. **Evaluate:** The initial state after every reset is the evaluate state. It is an intermediate state only active during the secure boot process. The mkey CSR is reloaded with the reset value.
2. **Secure:** The secure state is entered if the secure boot process has been successfully completed. The mkey CSR is reloaded with the chip key on state entry. Software has read and write access to the CSR and may use it for cryptographic operations.
3. **Non-Secure:** In the unlocked life cycle state, the non-secure state is entered if unsigned software is running on the device. In the locked life cycle state, the non-secure state may be entered by software running in the secure run time state.
4. **Security Violation:** The security violation state is entered to protect the system on errors. The mkey CSR is zeroized on entry to prevent software from accessing it. Keys derived from it and data protected with it are inaccessible.




Figure 8: Universal Sensor Platform run time states

Figure 8 shows the transition scheme between the four different states. To transit from one state to another, security conditions must be fulfilled.

### 3.2 Cryptographic functions

Cryptographic functions provided by the platform are divided into four categories: key management, device identification, accelerators, and secure non-volatile storage. They are summarized below:

- Key management
  - Chip key
  - Key CSRs
  - Certificate slot
  - Device identification
- Cryptographic accelerators
  - AES {128,192,256}
  - SHA256
  - True Random Number Generator (TRNG)
- Secure Non-Volatile Storage

Key management consists of two parts, the chip key in combination with the machine mode key (mkey) CSR and the certificate slot. The mkey CSR is used on the platform to store and use cryptographic keys. It makes the chip key — a device-unique key — available to machine mode software. The certificate slot is used on the platform to store certificates for secure boot.

The platform provides a set of cryptographic accelerators, listed above. They are only available to the DAQU. Additionally, the system provides dedicated non-volatile storage for security-critical information, including cryptographic keys, configuration data, and software states. It is only accessible to machine mode software, but parts of it may be made available to user mode software through an Application Programming Interface (API).

### 3.3 System Boot

The system boot process securely starts and initializes the Universal Sensor Platform. This process is performed by ROM software, which is the first software to run after a reset. It performs the necessary steps to load and verify software images on the platform as part of secure boot.

Secure boot uses certificates verify software and data. The secure boot mode configuration determines how the certificate chain is used in the secure boot process. It must be set during manufacturing by configuring the relevant entry in OTP memory. There are two modes, CA mode (optionally with enforce CA signature configuration) and legacy mode.

The following describes the individual steps of the secure boot process. All steps of the process are implemented in ROM software. A security violation is raised if an error occurs at any part of the secure boot process:

1. **System Initialization:** The DAQU is the first processor to start after a reset. It runs from the on-chip ROM and contains the secure boot firmware. It performs all necessary system initialization steps before continuing to the software image search step.
2. **Software Image Search:** In the software image search step, all software sources are searched for valid software images in the system boot order. This includes MRAM, UART and JTAG. UART may be used for development or recovery purposes. If MRAM works, images can be written to it and the Bootloader will boot from there. Once found, the software image is transferred into main processor memory, from where it is verified as part of the following steps.
3. **Certificate Verification:** Due to space constraints, the complete secure boot certificate cannot be stored in OTP storage. It is instead transferred with the software image. Before it is installed to be used for software verification, it is verified by comparing its hash with the expected value stored in OTP storage.
4. **Software Verification:** Software from the software image is verified using the certificate installed in the previous step. After a successful verification, the software is started. In the locked device life cycle state, software must be signed and successfully verified before it is started. In the unlocked device life cycle state, software does not have to be signed to be started. However, if it is signed, the verification step must pass.

## 4 Software Eco System

The Ganymed Software Eco System consists of three parts:

- Development system including built tools and development environment
- Application programming interfaces (APIs) in form of libraries to control different system parts
- Client-side tools and example implementations

The Ganymed Core is providing two different running modes to memory and peripheral register: Machine Mode & User Mode. The Machine mode has full access to all components and memories of the chip while the User Mode has limited access only to the global memory. The division of the running modes is part of the security concept of the chip.

The Ganymed SDK provides a kernel image which encapsulated critical peripheral & memory access. The firmware running in User Mode with limited memory access communicates with the kernel through intents. Header-file exported functions are used to access critical components from the user mode.




Figure 9: Running modes of Ganymed SoC

The Sensry software repository on <https://gitlab.sensry.net> provides resources for programming the SoC:

- Kernel Image
- FreeRTOS library
- User examples
- Toolchain documentation & Debug Bridge